

CLEAN VERSION OF AMENDMENTSIn the Claims:

Please replace claims 9, 11, and 12 with the following amended versions of claims 9, 11, and 12, respectively, cancel claims 1-8, and add new claims 15-18.

- Sub C1 A2*
9. (Amended) A method of forming non-volatile semiconductor memory device, comprising:  
providing a semiconductor substrate having a core region and a peripheral region;  
forming one or more insulating layers for one or more electrostatic discharge protection transistors and one or more other transistors in the peripheral region;  
forming a poly layer over the insulating layers;  
 patterning electrostatic discharge protection transistors and other transistors from the insulating layers and the poly layer;  
depositing spacer material over the electrostatic discharge protection transistors and the other transistors;  
etching the spacer material to form spacers; and  
with the spacers in place, heavily doping source and drain regions for the electrostatic discharge protection transistors.

*A2*

11. (Amended) The method of claim 10, wherein heavily doping source and drain regions involves implanting with one of arsenic and phosphorus at about  $5 \times 10^{14}$  atoms/cm<sup>2</sup> to about  $7 \times 10^{15}$  atoms/cm<sup>2</sup> at an energy from about 60 keV to about 100 keV.

12. (Amended) The method of claim 9, wherein the non-volatile semiconductor memory device is a SONOS type flash memory device.

15. (Added) The method of claim 9, wherein the core region is masked when heavily doping source and drain regions for the electrostatic discharge protection transistors.

16. (Added) The method of claim 9, wherein heavily doping source and drain regions involves implanting with one of arsenic and phosphorus at about  $1 \times 10^{14}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{16}$  atoms/cm<sup>2</sup> at an energy from about 60 keV to about 100 keV.

17. (Added) A method of forming non-volatile semiconductor memory device, comprising:

*a3*  
*Sub*  
*C2* providing a semiconductor substrate having a core region and a peripheral region;

forming one or more insulating layers for one or more electrostatic discharge protection transistors and one or more other transistors in the peripheral region;

forming a poly layer over the insulating layers;  
 patterning electrostatic discharge protection transistors and other transistors from the insulating layers and the poly layer;

lightly doping source and drain regions for the electrostatic discharge protection transistors with one of arsenic, boron, and phosphorus at about  $1 \times 10^{11}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{14}$  atoms/cm<sup>2</sup> at an energy from about 20 keV to about 80 keV;

depositing spacer material over the electrostatic discharge protection transistors and the other transistors;

etching the spacer material to form spacers; and  
with the spacers in place, heavily doping source and drain regions for the electrostatic discharge protection transistors with one of arsenic and phosphorus at

about  $1 \times 10^{14}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{16}$  atoms/cm<sup>2</sup> at an energy from about 60 keV to about 100 keV.

18. (Added) A method of forming non-volatile semiconductor memory device, comprising:

providing a semiconductor substrate having a core region and a peripheral region;

forming one or more insulating layers for one or more electrostatic discharge protection transistors and one or more other transistors in the peripheral region;

forming a poly layer over the insulating layers;

patterning electrostatic discharge protection transistors and other transistors from the insulating layers and the poly layer;

lightly doping source and drain regions for the electrostatic discharge protection transistors with one of arsenic, boron, and phosphorus at about  $1 \times 10^{11}$  atoms/cm<sup>2</sup> to about  $1 \times 10^{14}$  atoms/cm<sup>2</sup> at an energy from about 20 keV to about 80 keV;

depositing spacer material over the electrostatic discharge protection transistors and the other transistors;

etching the spacer material to form spacers; and

with the spacers in place, masking the core region and heavily doping source and drain regions for the electrostatic discharge protection transistors with one of arsenic and phosphorus at about  $5 \times 10^{14}$  atoms/cm<sup>2</sup> to about  $7 \times 10^{15}$  atoms/cm<sup>2</sup> at an energy from about 60 keV to about 100 keV.